UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/717,747	11/20/2003	Richard James Eickemeyer	ROC920020128US1 8785	
46296 • MADTINI & A	7590 02/19/2008 SSOCIATES II.C		· EXAMINER	
MARTIN & ASSOCIATES, LLC P.O. BOX 548			JOHNSON, BRIAN P	
CARTHAGE,	MO 64836-0548		ART UNIT PAPER NUMBER	
			2183	
			MAIL DATE	DELIVERY MODE
			02/19/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/717,747	EICKEMEYER ET AL.				
Office Action Summary	Examiner	Art Unit				
	Brian P. Johnson	2183				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 30 November 2007.						
,						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) ☐ Claim(s) 1-22 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-22 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acce Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	epted or b) objected to by the ledge of the	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal F 6) Other:	ate				

Art Unit: 2183

1. Claims 1-22 have been examined.

Acknowledgment of papers filed: remarks and claims filed 30 November 2007.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-2 and 9-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Doing (U.S. Patent No. 6,438,671) in view of Parady (U.S. Patent No. 5,933,627).
- 4. Regarding claim 1, Doing discloses an integrated circuit processor (col 2 lines 52-53) comprising: a first instruction buffer (fig 2 reference 203) corresponding to a primary thread (col 7 lines 55-56); a second instruction buffer (fig 2 reference 204) corresponding to a backup thread (col 7 lines 60-64); a thread switch mechanism that detects when the primary thread stalls (col 14 lines 21-27), and in response thereto, swaps information stored in the first instruction buffer with information stored in the second instruction buffer (col 14 lines 4-9 and col 11 lines 51-62).

Doing fails to disclose swapping the instructions, rather than just related data.

Parady discloses an embodiment similar to Doing (col 4 lines 42-52) and a further embodiment that discloses swapping a larger quantity of state data from various shadow registers to a main register (col 5 lines 38-43 and fig. 7).

Application/Control Number: 10/717,747

Art Unit: 2183

Doing would be motivated to utilize to teachings of Parady to save cost by using less silicon for read ports. See Parady col 5 lines 30-37.

When a context switch of a thread occurs, there are generally two options available for saving and retrieving the state of that data. Often times, there are two (or more) groups of registers that each contain the information for a particular thread. When a context switch occurs, the processor will start executing commands using the information in register group 2 rather than register group 1. When a second thread switch occurs, the processor will similarly switch back to register group 1. This technique is shown within the instruction buffers of Doing.

A second option is also available; one group of registers can be used as a primary register group while one (or more) register groups are backup or "shadow registers". This has the advantage, as shown in Parady, of saving cost by using less silicon for read ports.

Furthermore, although the state data within the shadow and main registers do not incorporate the entire instruction per se, they typically include portions of instructions such as immediate data. Instructions themselves, of course, are no more than a certain type of state data. Context switches involving both instructions and instruction data are analogous in nature and result in similar considerations, motivations and predictable results.

Accordingly, the Supreme Court has stated "When there is a design need or market pressure to solve a problem and there are a finite number of identified, predictable solutions, a person of ordinary skill in the art has good reason to pursue the known options within his or her technical grasp. If this leads to the anticipated success, it is likely the product not of innovation but of ordinary skill and common sense. In that instance the fact that a combination was obvious to try might show that it was obvious under §103." KSR v. Teleflex, 550 U.S. \_\_\_\_ (2007).

Application/Control Number: 10/717,747

Art Unit: 2183

Here, we have a finite number of identified, predictable solutions within one of ordinary skill's technical grasp. It would have been obvious at the time of the invention for one of ordinary skill in the art to take the processing system of Doing and, by analogy, incorporate the teachings of Parady in such a way that the instruction buffers of Doing exchange, not just various context information, but the instructions themselves during a thread switch.

5. Regarding claim 2, Doing/Parady discloses the integrated circuit processor of claim 1 wherein execution of the backup thread occurs after the swap by executing at least one instruction in the first instruction buffer (col 7 line 52 to col 8 line 3).

Note that, after the instructions have been swapped, the backup instructions (considered to be "execution of the backup thread") are executed by collecting these instructions from the sequential buffer (also known as the "first instruction buffer").

6. Regarding claim 9, Doing/Parady discloses a method for switching between a first thread of execution and a second thread of execution in a multithreaded processor (col 7 line 52 to col 8 line 3), the method comprising the steps of: (A) providing a first instruction buffer (fig 2 reference 203) corresponding to the first thread (col 7 lines 55-56); (B) providing a second instruction buffer corresponding to the second thread (fig 2 reference 204 and col 7 lines 60-64); (C) swapping information stored in the first instruction buffer with information stored in the second instruction buffer (col 7 line 52 to col 8 line 3).

Art Unit: 2183 -

7. Regarding claim 10, Doing/Parady discloses the method of claim 9 wherein step (C) is performed when switching between the first thread and the second thread is required (col 7 lines 60-64).

- 8. Regarding claim 11, Doing/Parady discloses the method of claim 9 wherein step (C) is performed when the first thread stalls (col 14 lines 21-27).
- 9. Regarding claim 12, Doing/Parady discloses the method of claim 9 wherein step (C) is performed when the second thread stalls (col 14 lines 21-27).

Note that the thread mechanisms are considered to be symmetric. See claim 8.

10. Regarding claim 13, Doing/Parady discloses the method of claim 9 further comprising the step of executing the second thread after the swapping of information in step (C) by executing at least one instruction in the first instruction buffer (col 7 line 52 to col 8 line 3).

See claim 2.

- 11. Claims 3-6, 8, 14-19, 21 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Doing/Parady in view of Shoemaker (U.S. Publication No. 2003/0135711).
- 12. Regarding claim 3, Doing/Parady discloses the integrated circuit processor of claim 1.

  Doing fails to disclose a third or fourth instruction buffer that swap instructions in a similar fashion as the first and second instruction buffer.

Art Unit: 2183

Shoemaker discloses the technique of Simultaneous Multi-Threading (paragraph 6).

It is expected that one of ordinary skill in the art would appreciate the fact that additional parallelism in a processing system allows for additional throughput. The technique of Simultaneous Multi-Threading is well known and has the advantages of allowing "multiple threads to share and to compete for processor resources at the same time". Doing, a processing system concerned with latency during stalls would be motivated to incorporate this technique to allow "the SMT system to continue executing useful work during a cache miss".

It would have been obvious at the time of the invention for one of ordinary skill in the art to add SMT capabilities (as in Shoemaker) to the computing system of Doing/Parady in such a way that the primary and backup threads are replicated to create a "third" and "fourth" instruction buffer, also considered to be secondary primary and backup buffers.

Note that, logically, it would be obvious to simply replicate portions of the original invention of Doing/Parady to allow for SMT capabilities. For that reason, future references to third and forth buffers will be treated the same way as the first and second buffers, disclosed by Doing/Parady alone. Consequently, Doing/Shoemaker discloses the remaining limitations.

- 13. Regarding claim 4, Doing/Parady/Shoemaker discloses the integrated circuit processor of claim 3 wherein the first and second primary threads simultaneously issue instructions for execution (Shoemaker paragraph 6).
- 14. Regarding claim 5, Doing/Parady/Shoemaker discloses an integrated circuit processor (col 2 lines 52-53) comprising: a first primary instruction buffer (col 2 lines 52-53)

Art Unit: 2183

corresponding to a first primary thread (fig 2 reference 203); a second primary instruction buffer corresponding to a second primary thread (see claim 3); wherein the first and second primary threads simultaneously issue instructions for execution (Shoemaker paragraph 6); a first backup instruction buffer (col 7 lines 55-56); a second backup instruction buffer; a thread switch mechanism that detects when one of the first and second threads stalls (col 14 lines 21-27), and in response thereto, swaps information stored in one of the first and second primary instruction buffers corresponding to the stalled thread with information stored in one of the first and second backup instruction buffers (col 7 line 52 to col 8 line 3).

Regarding claim 6, Doing/Parady/Shoemaker discloses the integrated circuit processor of claim 5 wherein the thread switch mechanism: (1) detects when the first primary thread stalls (col 14 lines 21-27), and in response thereto, swaps the first primary instruction buffer with the first backup instruction buffer (col 7 line 52 to col 8 line 3); and (2) detects when the second thread stalls (col 14 lines 21-27), and in response thereto, swaps the second primary instruction buffer with the second backup instruction buffer (col 7 line 52 to col 8 line 3).

Note that, as discussed in the combination above, the third/fourth threads (second primary and backup threads) are considered to act in a similar fashion as the first and second threads.

16. Regarding claim 8, Doing/Parady/Shoemaker discloses an integrated circuit processor (col 2 lines 52-53) comprising: a first primary instruction buffer corresponding to a first primary thread (fig 2 reference 203); a second primary instruction buffer corresponding to a second

Art Unit: 2183

primary thread (col 7 lines 55-56); wherein the first and second primary threads simultaneously issue instructions for execution; a first backup instruction buffer (col 7 lines 55-56); a second backup instruction buffer; a thread switch mechanism that detects when the first thread stalls (col 14 lines 21-27), and in response thereto, begins issuing from the first backup instruction buffer, and that detects when the second thread stalls, and in response thereto, begins issuing from the

Note that the distinction between the first and second primary threads do not matter, because the each primary thread are considered to be symmetric.

second backup instruction buffer (col 14 lines 21-27).

- 17. Regarding claim 14, Doing/Parady/Shoemaker discloses the method of claim 9 further comprising the steps of: (D) providing a third instruction buffer corresponding to a third thread (fig 2 reference 203); (E) providing a fourth instruction buffer corresponding to a fourth thread (fig 2 reference 204); and (F) swapping information stored in the third instruction buffer with information stored in the fourth instruction buffer (col 7 lines 60-64).
- 18. Regarding claim 15, Doing/Parady/Shoemaker discloses the method of claim 14 wherein step (F) is performed when the third thread stalls (col 14 lines 21-27).
- 19. Regarding claim 16, Doing discloses the method of claim 14 wherein step (F) is performed when the fourth thread stalls (col 14 lines 21-27).

Art Unit: 2183

20. Regarding claim 17, Doing/Parady/Shoemaker discloses the method of claim 14 wherein the first and third threads simultaneously issue instructions for execution (Shoemaker paragraph 6).

- Regarding claim 18, Doing/Parady/Shoemaker discloses a method for switching between first and second threads (col 7 line 52 to col 8 line 3) of execution in a multithreaded processor (col 5 lines 10-14), the method comprising the steps of: (A) providing a first primary instruction buffer corresponding to the first thread (fig 2 reference 203 and col 7 lines 55-56); (B) providing a second primary instruction buffer corresponding to the second thread (see claim 3); (C) providing a first backup instruction buffer corresponding to a first backup thread (fig 2 reference 204 and col 7 lines 60-64); (D) providing a second backup instruction buffer corresponding to a second backup thread; (E) simultaneously issuing instructions from the first primary instruction buffer and from the second primary instruction buffer; and (F) detecting when one of the first and second primary threads stalls (col 14 lines 21-27 and col 7 lines 60-64), and in response thereto, swapping information stored in one of the first and second primary instruction buffers corresponding to the stalled thread with information stored in one of the first and second backup instruction buffers (col 7 line 52 to col 8 line 3).
- 22. Regarding claim 19, Doing/Parady/Shoemaker discloses the method of claim 18 wherein step (E) comprises the steps of: (1) detecting when the first primary thread stalls (col 14 lines 21-27), and in response thereto, swapping information stored in the first primary instruction buffer with information stored in the first backup instruction buffer (col 7 line 52 to col 8 line 3); and

Art Unit: 2183

(2) detecting when the second thread stalls, and in response thereto, swapping information stored in the second primary instruction buffer with information stored in the second backup instruction buffer (col 7 line 52 to col 8 line 3).

- 23. Regarding claim 21, Doing/Parady/Shoemaker discloses a method for switching between threads of execution in a multithreaded processor (col 7 line 52 to col 8 line 3), the method comprising the steps of: (A) providing a first primary instruction buffer corresponding to the first thread (fig 2 reference 203 and col 7 lines 55-56); (B) providing a second primary instruction buffer corresponding to the second thread (see claim 3); (C) providing a first backup instruction buffer corresponding to a first backup thread (fig 2 reference 204 and col 7 lines 60-64); (D) providing a second backup instruction buffer corresponding to a second backup thread; (E) simultaneously issuing instructions from the first primary instruction buffer and from the second primary instruction buffer (Shoemaker paragraph 6); and (F) detecting when the first threads stalls (col 14 lines 21-27) and swapping instructions stored in the first primary instruction buffer with instructions stored in the first backup instruction buffer, and issuing instructions from the first primary instructions buffer (Parady col 5 lines 38-43).
- 24. Regarding claim 22, Doing/Parady/Shoemaker discloses the method of claim 21 further comprising the step of (G) detecting when the second thread stalls, and in response thereto, swapping instructions stored in the second primary instruction buffer with instructions stored in the second backup instruction buffer, and issuing from the second primary instruction buffer (Parady col 5 lines 38-43 and Shoemaker paragraph 6).

Art Unit: 2183

25. Claims 7 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Doing/Parady/Shoemaker in view of Levy (U.S. Patent No. 6,314,511).

26. Regarding claim 7, Doing/Parady/Shoemaker discloses the integrated circuit processor of claim 5.

Doing/Shoemaker fails to disclose a pool of backup buffers.

Levy discloses the use of a pool of registers to be used for register renaming during a context switch (col 12 lines 34-45).

Doing/Parady/Shoemaker (as previously combined) has a single backup thread for each primary thread. This technique can allow for useful processing during a cache miss; however, utilizing a technique analogous to Levy would allow for "the most flexible technique for managing" the instruction buffers (Levy col 12 lines 35-36). More flexibility for thread switching allows for better utilization of processor resources during a latency situation caused by a cache miss.

It would have been obvious at the time of the invention for one of ordinary skill in the art to allow the computing system of Doing/Parady/Shoemaker to utilize a system analogous to the register renaming system of Levy in which a pool of threads can be used to backup the primary threads, rather than just a single backup option. This way, any backup instruction buffer in the pool may be swapped with information in the first primary instruction buffer and information in any backup instruction buffer in the pool may be swapped with information in the secondary primary buffer (col 12 lines 36-41).

Art Unit: 2183

27. Regarding claim 20, Doing/Parady/Shoemaker/Levy discloses the method of claim 18 wherein the first and second backup instruction buffers are part of a pool of backup instruction buffers (Levy col 12 lines 34-45), wherein information in any backup instruction buffer in the pool may be swapped with information in the first primary instruction buffer (col 12 lines 36-41), and wherein information in any backup instruction buffer in the pool may be swapped with

28. Claims 7 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Doing/Parady/Shoemaker in further view of Parady.

Parady also discloses a pool of backup registers (fig. 7)

information in the second primary instruction buffer (col 12 lines 36-41).

For the same reasons as shown in Levy, it would have been obvious at the time of the invention for the processing system of Doing/Parady/Shoemaker (as previously combined) to utilize a backup pool of registers (as shown in Parady).

## Response to Arguments

Applicant's arguments filed 30 November 2007 have been fully considered but they are not persuasive.

Applicant makes two arguments: 1) the combination is not a "known option" as articulated by the Supreme Court in KSR and 2) that the motivation does not apply to references as combined. Examiner does not find these arguments persuasive.

Art Unit: 2183

Regarding (1) Applicant does not believe that swapping instruction data in the context of a threat switch is "known". This argument is without merit. Parady discloses swapping thread data in the case of a threat switch (col 5 lines 38-43). Examiner notes that instructions *are* data—just a particular kind of data. They contain are elements within a processor containing 1s and 0s that indicate how the processing system should operate. Applicant apparently believes that, while register data swapping is known into the art, instruction data swapping ventures into the unknown. There is no support for this claim. The two are analogous and equally obvious.

Regarding (2) Applicant claims that the advantage of saving silicon on read ports, while proper for register data swapping, is not adequate for instruction data swapping. To elaborate on the motivation discussed in col 5 lines 38-43, Parody indicates that registers may require 5 or more read ports, depending on the construction of the processor and the various modules that require such information. These read ports are costly in terms of silicon usage. Therefore, they find it economical to limit the "shadow registers" to minimal functionality. In particular, they merely swap data with the primary registers, requiring fewer read ports and saving on silicon usage.

The combination of Doing and Parady works the same way. While many read ports may be necessary to read the data in the primary instruction registers, the secondary registers can limit the number of ports by only allowing them to swap data with the primary instruction registers.

The motivation exists in either case.

Further, the Supreme Court in KSR has indicated that motivation is not an essential element for the combination. The fact that there are two simple and known solutions to a problem renders the combination obvious.

## Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

29. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian P. Johnson whose telephone number is (571) 272-2678. The examiner can normally be reached on 8-4:30 M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2183

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

EDDIE CHAN

SUPERVISORY PATENT EXAMINATION OF CENTER 2100